

Substitute for form 1449A/PTO
**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Use as many sheets as necessary)



Complete if Known	
Application Number	10/608051
Filing Date	June 27, 2003
First Named Inventor	Glass, Kevin
Group Art Unit	Unknown 2816
Examiner Name	Unknown Linh Nguyen
Attorney Docket No:	80107.022US1

US PATENT DOCUMENTS						
Examiner Initials*	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date if Appropriate

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS						
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.				T ³
lnd		CHAE, KWAN-YEOB, et al., "Double Precharge TSPC for High-Speed Dual Modulus Prescaler", <u>IEEE</u> , (1999), pp. 609-612				
lnd		CHANG, W-H, et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 MHz to 1.9 GHz Wireless Applications", <u>IEEE 1999 Custom Integrated Circuits Conference</u> , (1999), pp. 597-600				
lnd		CHI, BAORYONG, et al., "2/3 Divider Cell Using Phase Switching Technique", <u>Electronics Letters</u> , Volume 37, (July 2001), pp. 875-877				
lnd		DE MUER, BRAM, et al., "A CMOS Monolithic $\Delta \Sigma$ -Controlled Fractional-N Frequency Synthesizer for DCS-1800", <u>IEEE Journal of Solid-State Circuits</u> , Volume 37, (July 2002), pp. 835-844				
lnd		DULGER, FIKRET, et al., "Design Considerations in a BiCMOS Dual-Modulus Prescaler", <u>2002 IEEE Radio Frequency Integrated Circuits Symposium</u> , (2002), pp. 177-180				
lnd		HSU, JUNE-MING, et al., "Low-Voltage CMOS Frequency Synthesizer for ERMES Pager Application", <u>IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing</u> , Volume 48, (2001), pp. 826-834				
lnd		HUNG, CHIH-MING, et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop", <u>IEEE Journal of Solid-State Circuits</u> , Volume 37, (April 2002), pp. 521-525				
lnd		HUNG, CHIH-MING, et al., "Fully Integrated 5.35-GHz CMOS VCOs and Prescalers", <u>IEEE Transactions on Microwave Theory and Techniques</u> , Volume 49, (January 2001), pp. 17-22				
lnd		KNAPP, HERBERT, et al., "2-GHz/2-mW and 12-GHz/30-mW Dual Modulus Prescalers in Silicon Bipolar Technology", <u>IEEE Journal of Solid-State Circuits</u> , Volume 36, (September 2001), pp. 1420-1423				
lnd		KNAPP, HERBERT, et al., "36 GHz Dual-Modulus Prescaler in SiGe Bipolar Technology", <u>2002 IEEE Radio Frequency Integrated Circuits Symposium</u> , (2002), pp. 239-242				
		LAM, FLEMING, et al., "5+ GHz CMOS Prescaler", <u>2001 IEEE International SOI Conference</u> , (2001), pp. 65-66				
lnd		LEE, KANG-YOON, et al., "Full-CMOS 2.4GHz Wideband CDMA Transmitter and Receiver with Direct Conversion Mixers and DC-Offset Cancellation", <u>2001 Symposium on VLSI Circuits Digest of Technical Papers</u> , (2001), pp. 7-10				

reference
not
available

EXAMINER

[Signature]

DATE CONSIDERED


03/31/2004

Substitute Disclosure Statement Form (PTO-1449)
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 806. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional)? Applicant is to place a check mark here if English language translation is attached

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)



Sheet 2 of 2

PATENT & TRADEMARK

Under the Paperwork Reduction Act of 1995, no person is required to respond to a collection of information unless it carries a valid OMB control number.

PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 051-0001
US Patent & Trademark Office, U.S. DEPARTMENT OF COMMERCE

Complete if Known

Application Number	10/608051
Filing Date	June 27, 2003
First Named Inventor	Glass, Kevin
Group Art Unit	Unknown 2876
Examiner Name	Unknown Linh Nguyen

Attorney Docket No: 80107.022US1

OTHER DOCUMENTS – NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T*
Und		MALIGEORGOS, JAMES P., et al., "A Low-Voltage 5.1-5.8-GHz Image-Reject Receiver with Wide Dynamic Range", <u>IEEE Journal of Solid-State Circuits</u> , Volume 35,(December 2000),pp. 1917-1926	
Und		OHIRA, TAKASHI, et al., "An X-Band GaAs Monolithic Voltage Controlled Frequency Divider with Ultra-Low DC Power Consumption", <u>Proceedings of APMC</u> , (2001),pp. 127-130	
Und		PRETEL, HARALD, et al., "A W-CDMA Zero-IF Front-End for UMTS in a 75 GHz SiGe BiCMOS Technology", <u>2001 IEEE Radio Frequency Integrated Circuits Symposium</u> , (2001),pp. 9-12	
Und		SOARES, JR., J N., et al., "A 1.6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC)", <u>IEEE Journal of Solid-State Circuits</u> , Volume 34,(January 1999),pp. 97-102	
Und		SOARES, JR., JOAO N., et al., "The Use of Extended TSPC CMOS Structures to Build Circuits with Doubled Input/Output Data Throughput", <u>IEEE</u> , (2000),pp. 228-233	
Und		SUNG, KI-HYUK, et al., "Comments on 'New Dynamic Flip-Flops for High-Speed Dual-Modulus Prescaler'", <u>IEEE Transactions on Solid-State Circuits</u> , Volume 35,(June 2000),pp. 919-920	
Und		TREBOUT, MARC, "A 480µW 2GHz Ultra Low Power Dual-Modulus Prescaler in 0.25µm Standard CMOS", <u>IEEE International Symposium on Circuits and Systems</u> , (May 2000),pp. 741-744	
Und		TOURNIER, ERIC, et al., "A 14.5 GHz-0.35µm Frequency Divider for Dual-Modulus Prescaler", <u>2002 IEEE Radio Frequency Integrated Circuits Symposium</u> , (2002),pp. 227-230	
Und		WASSATSCH, ANDREAS, et al., "Scalable Counter Architecture for a Pre-loadable 1GHz@0.6µm/5V Prescaler in TSPC", <u>IEEE</u> , (2001),pp. 92-95	
Und		WU, PING, et al., "A CMOS Triple-band Fractional-N Frequency Synthesizer for GSM/GPRS/EDGE Applications", <u>IEEE</u> , (2001),pp. 706-709	
Und		YAN, HONGYAN, et al., "A High-Speed CMOS Dual-Phase Dynamic-Pseudo NMOS ((DP) ²) Latch and Its Application in a Dual-Modulus Prescaler", <u>IEEE Journal of Solid-State Circuits</u> , Volume 34,(October 1999),pp. 1400-1404	
Und		YUAN, J-R, et al., "Fast CMOS Nonbinary Divider and Counter", <u>Electronics Letters</u> , Volume 29,(June 1993),pp. 1222-1223	
Und		YUAN, J-R, et al., "New Domino Precharged by Clock and Data", <u>Electronics Letters</u> , Volume 29,(December 1993),pp. 2188-2189	
Und		YUAN, JIREN, et al., "Pushing the Limits of Standard CMOS", <u>IEEE Spectrum</u> , (February 1991),pp. 52-53	
Und		YUN, WONJOO, et al., "New High Speed Dynamic D-Type Flip Flop For Prescaler", <u>ISIE 2001</u> , (2001),pp. 629-631	

EXAMINER

Linh Nguyen

DATE CONSIDERED

03/31/2004

Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw fee through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional) Applicant is to place a check mark here if English language Translation is attached